AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the

application:

LISTING OF CLAIMS

1. (currently amended) A controller chip comprising:

a graphics engine operative to manage a memory, the graphics engine comprising an

integral interface; and

a storage element first in first out (FIFO) buffer coupled to the graphics engine, the

storage element FIFO buffer being accessible by a central processing unit (CPU) through the

graphics engine, wherein the graphics engine receives commands from the CPU via the integral

interface, and manages the storage element FIFO buffer via the integral interface and writes the

commands into the memory and wherein the graphics engine incorporates the storage element as

part of the memory.

2. (canceled)

3. (currently amended) The controller chip of claim 21 in which the FIFO buffer comprises a

circular FIFO buffer.

4. (currently amended) The controller chip of claim 21 in which the FIFO buffer comprises a

double buffer.

5. (currently amended) The controller chip of claim 21 in which the FIFO buffer comprises a

triple buffer.

6. (original) The controller chip of claim 3 wherein the effective size of the FIFO buffer

NVID-P000140 Examiner: Kim, H. Serial No.: 09/454,941 Group Art Unit: 2181

as viewed by the CPU can be as large as the memory.

7. (currently amended) The controller chip of claim 21 which includes a checking mechanism for

determining if the FIFO buffer needs to be emptied without utilizing the CPU.

8. (original) The controller chip of claim 7 wherein the checking mechanism comprises:

means for calculating the time required to fill the FIFO buffer;

means for determining if the used memory of the FIFO buffer, is below a

predetermined amount based upon the time required to fill the FIFO buffer; and

means for preventing the FIFO buffer from filling if the used memory in the FIFO

buffer is over the predetermined amount.

9. (original) The controller chip of claim 1 wherein the controller chip comprises a

graphics controller chip.

10. (original) The controller chip of claim 9 wherein the engine comprises a graphics

engine.

11. (currently amended) A system for providing a command stream in a computer

system comprising:

a central processing unit (CPU);

a controller coupled to the CPU and including a graphics engine comprising an integral

interface;

a memory coupled to the controller, the memory being managed by the

controller; and

a storage element first in first out (FIFO) buffer coupled to the controller, the storage

element being accessible by the CPU through the controller, wherein the controller receives

NVID-P000140 Examiner: Kim, H. Serial No.: 09/454,941 Group Art Unit: 2181

commands from the CPU via the integral interface manages the storage element via the integral interface and writes the commands into the memory, and wherein the controller incorporates the

storage element as part of the memory.

12. (canceled)

13. (currently amended) The system of claim 1211 in which the FIFO buffer comprises a circular

FIFO buffer.

14. (currently amended) The system of claim 4211 in which the FIFO buffer comprises a double

buffer.

15. (currently amended) The system of claim 1211 in which the FIFO buffer comprises a triple

buffer.

16. (currently amended) The system of claim 1211 in which the controller comprises a graphics

controller.

17. (currently amended) The system of claim 4211 wherein the effective size of the FIFO buffer

can be as large as the memory.

18. (currently amended) The system of claim 1211 which includes a checking mechanism for

determining if the FIFO buffer needs to be emptied without utilizing the CPU.

19. (original) The system of claim 18 wherein the checking mechanism comprises:

means for calculating the time required to fill the FIFO buffer;

means for determining if the FIFO buffer is below a predetermined amount

NVID-P000140 Examiner: Kim, H. Serial No.: 09/454,941 Group Art Unit: 2181

based upon the time required to fill the buffer; and

means for preventing the FIFO buffer from filling if the FIFO buffer is above

the predetermined amount.

20. (currently amended) A method for providing a command stream in a computer

system, the computer system including a central processing unit (CPU), a controller

coupled to the CPU, a memory coupled to the controller, the memory being managed by

the controller, the method comprising the steps of:

(a) providing a storage element first in first out (FIFO) buffer within the controller; and

(b) allowing the storage element FIFO buffer to be accessible by the CPU via an integral

interface in of a graphics engine of the graphics controller, and wherein the controller

incorporates the storage element as part of the memory.

21. (canceled)

22. (currently amended) The method of claim 2+20 in which the FIFO buffer comprises a

circular FIFO buffer.

23. (currently amended) The method of claim 2120 in which the FIFO buffer comprises a double

buffer.

24. (currently amended) The method of claim 2120 in which the FIFO buffer comprises a triple

buffer.

25. (currently amended) The method of claim 2120 in which the memory comprises a graphics

memory.

Group Art Unit: 2181

- 26. (currently amended) The method of claim 2120 wherein the effective size of the FIFO buffer as viewed by the CPU can be as large as the memory.
- 27. (currently amended) The method of claim 2120 which includes the step of (c) determining if the FIFO buffer needs to be emptied without utilizing the CPU.
- 28. (original) The method of claim 27 wherein the determining step (c) further comprises:
 - (cl) calculating the time required to fill the FIFO buffer;
- (c2) determining if the FIFO buffer is below a predetermined amount based upon the time required to fill the buffer; and
- (c3) preventing the FIFO buffer from filling if the FIFO buffer is above the predetermined amount.